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Abstract
Recent research for testable designs has focussed on in-
sertingteststructuresbyre-arranginganRegister-Transfer-
Level (RTL) data path generated from a behavioural de-
scription to make more testable. Although it can be argued
that good results have been obtained with such approaches,
we must keep in mind that with the emergence of commer-
cialbehaviouralsynthesistoolsitis difﬁcultforthedesigner
to understand an automatically generated structural RTL
description. With the ever increasing complexity and pres-
sure to shorten time to market, test synthesis must not be
dissociated from design synthesis. This paper shows that it
is possibletogenerateoptimisedself-testable RTL whenad-
dressed at the highest level of abstraction ie., behavioural
description. This is achieved by developing a novel and
accurate Built-In Self-Test (BIST) resource estimation tech-
nique based on exploitation of certain characteristics of the
controller of the design.
1 Introduction
Transistor densities of digital integrated circuits have
out-paced designer productivity during the last decade.
Computer Aided Design (CAD) tools are not able to catch
up the with the system on chip (SOC) design targets [2].
One of the promising ways for bridging this gap is increas-
ing the level of abstraction at which the designs are speci-
ﬁed. Higher-level abstract descriptions can be much shorter
than RTL and gate level descriptions for the same function-
ality. Therefore, it is more productive in cost and design
time to describe complex SOCs at the behavioural abstrac-
tion level.
Users, tool providers and researchers cannot agree on
what exactly a behavioural description is. Therefore, for
a designer who has always used schematic entry at the gate
level, a hardware description language (HDL) at RT level
is very abstract. For behavioural synthesis, the input is an
algorithmic description and the output is at the RT level.
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Figure 1. Abstraction levels during synthesis.
While the level of abstraction for design synthesis has been
progressing in last few years, the targeted domain for test
is still the post RT level. The conventional self-testability
issues as addressed post-RTL could not exploit the design
space created by the behavioural domain search methods.
In this work, we are addressing the self testability of the
design simultaneously with the design synthesis in an in-
cremental design synthesis frame work.
Automaticinsertionof BIST into RTL data-pathdescrip-
tion has been the subject of intensive research over the last
few years with considerable success [4, 6, 7, 9]. But the
approaches have addressed different levels of abstraction.
The approaches of [4, 7] addressed the testability optimi-
sation at the zone III of Figure 1, while the methods pub-
lishedby[6,7]operatedonzonesIIandIII.Otherpublished
works like that of [8] gave constructive approaches. These
approaches did not address self-test at the highest level of
abstraction i.e., zones I-II of Figure 1. We address testa-
bility at this abstraction, while the design space is being
explored.
This paper is organised as follows. The next section un-
derlines the primary motivation for our technique. Section
3 explains the self test fundamentals and the way it has
been addressed in our method. Section 4, outlines the in-
cremental synthesis frame work in which our technique is
embedded. Section 5, elaborate the heuristic adopted for
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nique on benchmark designs. The last section concludes
our work with a few pointers to the future work.
2 Motivation
Testing hasbecome a majorproblemoverthe past two to
three decades. While the number of I/O pins for most VLSI
deviceshas increased by an orderof magnitude,the number
oftransistorscontainedin manyVLSIdeviceshasincreased
by four orders of magnitude [3]. BIST offers vertical testa-
bility, an inherent high diagnostic resolution and testabil-
ity at all levels as major advantages and has become as a
promising solution for high-speed, deep sub-micron VLSI
circuits.
Traditionally, the testability insertion phase comes af-
ter functional logic synthesis and veriﬁcation in the VLSI
design cycle. This creates two separate optimisation pro-
cesses : functional optimisation and BIST insertion and op-
timisation. The ﬁrst deals with functional design behaviour,
while the second deals with self test behaviour. In exist-
ing VLSI design ﬂows, test structures are inserted after the
functional design is complete [5]. This can lead to unac-
ceptable performancedegradation,forcing a redesign of the
system or re-synthesis for test [8].
In essence theglobalqualityof a BISTed designwill suf-
fer unless testability is analysed and improved before the
RTL structure of the design is ﬁnalised, that is, unless testa-
bilityisimprovedeitherbeforeorduringsynthesis. Theﬁrst
choiceconsists of improvingthe testability of the behaviour
and then performing synthesis with no regard to testability.
As a result, the design space is not exploredglobally and no
trade-offs between area/performance and testability possi-
ble. Since we want testability to be taken into account when
designchoicesaretaken, wewill analyseandimprovetesta-
bility during behavioural synthesis.
The primary motivation for our proposed methodology
is : by optimising the functional area and delay at the same
time as the testability, can we generatea designthatis over-
all better than one that has the BIST structures inserted af-
ter synthesis? The main contribution of this work is to ex-
ploit a uniﬁed design space wherein a very large number of
equivalent designs are assessed to achieve a target design
speciﬁcation with ensured self-testability.
2.1 An Example
The main task of design space exploration during be-
havioural synthesis is to evaluate a large number of designs
in terms of a cost vector deﬁned by design parameters. To
do this, it is necessary to consider the times at which oper-
ations are scheduled and the modules to which these opera-
tionsare bound. Functionalschedulinghasa greatinﬂuence
onresourcesharingleadingtoaboundstructure. Functional
scheduling affects BIST resources in two ways : Firstly, it
determines the lifetimes of the variables and hence affects
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Figure 2. CDFG and two of the allocations.
the register assignment solution space. Secondly, it deter-
mines temporal sequences of operations and hence affects
functional unit (FU) assignment solution space.
The BIST resources minimisation problem is to de-
cide which registers to modify and the modes to
add – PTPG (Pseudo random Test Pattern Genera-
tor), MISR (Multiple Input Signature Register), or
BILBO (Built-In Logic Block Observer), in such a way that
every FU in the given data path can be tested with min-
imum area overhead incurred by addition/modiﬁcation of
registers. Every such conﬁguration of FUs is called a BIST
embedding (BE). Further details for the assumptions and
constraintscanbefoundin[12]. Toillustratetheadvantages
of this approach, consider the scheduled data ﬂow graph in
Figure 2. Two allocations have been performedas shown in
Figures 2(B) and (C). Two possible BIST embeddings for
the data path are shown in Figure 3 illustrating the test area
andtesttimerequirements. Ifwecomparethetestareaover-
heads of these two conﬁgurations, we observe that the data
path of Figure 2(B) will need the following test resources:
￿1 Concurrent Built In Logic Block Observer (CBILBO),
3P T P G ,1M I S R
￿ and the allocation of the Figure 2(C)
will require
￿3P T P G ,1M I S R
￿. The test resources needed
for the ﬁrst allocation are greater than those for the sec-
ond, but only one test session is needed comparedwith two.
A more complex test controller would also be needed for
two test sessions. This example highlights the existence of
trade-off of testability with functional design parameters.
This trade-off can only be exploited during a uniﬁed design
space exploration while design behaviour is mapped to an
RTL structure. If the test allocation is done after the archi-
tecture is ﬁxed, this choice remain unexplored.
3 BIST Cost Estimation
For BIST insertion and optimisation, approaches have
beenproposedeither towardsthe minimal (extra)area over-
2
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Figure 3. Self-testable conﬁgurations of the al-
locations in Figure 2.
head solution (MAOS) or the minimal test (application)
time solution (MTTS). Both approaches have merits and
limitations. The MAOS-oriented approaches focus on min-
imising the area overhead. The basic approach is to max-
imise the sharing of test registers resulting in fewer number
of registers being modiﬁed for BIST [1, 8]. It is observed
that in the behavioural synthesis and optimisation process,
every design iteration needs to evaluate an appropriate cost
vector corresponding to the design optimisation state [11].
When considering a particular instance of a design, the
CDFG generates a new structural deﬁnition by the trans-
form application. This deﬁnition also gives us an estimate
of BIST cost vector in addition to the area/performance of
design. BIST resources, as referredto in our discussion, are
the BIST area overhead and the test time requirement for
the structure of a given data path.
4 Uniﬁed Design Space Exploration
We address testability while we explore design space
generated by the design behaviour. By considering opti-
misation of BIST resources during high-level synthesis two
objectivesare achieved: 1)a data pathwith lowerBIST area
overhead and total area is synthesised with a control on the
test time, and 2) the design cycle time is reduced because
iterations due to violation of design constraints after BIST
insertion may no longer be necessary.
BIST cost as explained in the section 3 is deﬁned by the
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Figure 4. Uniﬁed testable design space.
structure of the design which can only be extracted from
an RTL structure for the given behaviour. And the prob-
lem is compounded by the fact that a given behaviour can
be mapped to many equivalent RTL designs. Extraction of
such cost may be computationally expensive for complex
designs. A designer can explore and examine many (possi-
bly millions) of different implementations while searching
for an optimal design [11]. We have employed a frame-
work,MOODS1 [11]whichis incrementalinoperation: the
design space is explored using a set of transforms. Trans-
forms [11] are a set of behaviour-preserving incremental
changes in the CDFG for scheduling, allocation, and bind-
ing. The solution space search can be tailored with user-
deﬁned multiple objective design constraints. In our frame-
w o r k ,w ea s s u m et h a tat o t a lo f
￿ transforms are applied
and
￿
￿ represents an intermediate design within the solu-
tion space, with
￿
￿ FUs, the following expression describes
the size of an integrated self-testable design space:
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
As has been explained in section 2.1, every FU in turn
can have a number of potential self-testable conﬁgurations
at every intermediate design step called BEs. The uniﬁed
expanded search space is depicted in Figure 4.
Incontrast,BIST insertionatstructuralRTL permitslim-
ited exploration of the available design space deﬁned by an
RTL structure. This design space is given by
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿.
Thispropertyofsuchmethodsmaylimit theactivetrade-off
capability for better self-testable designs.
1
￿ultiple
￿bjective
￿ptimisation in
￿ata path
￿ynthesis
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In this section, we explain how we implement our
method. For a given behavioural description, the number
of instructions implementing the CDFG remain invariant.
What does change during optimisation and synthesis is the
sequencing of these instructions and the FUs implementing
them. The sequencing is easier to capture from the control
states but is not obvious from data paths. Whereas, if we
observe only the data path it carries no a-priori information
about partitioning which can be utilised for BIST resource
estimation. Hence,theestimationofBISTresourcesisquite
cumbersome if considered only by the structure of a com-
plex data path.
Within a behavioural description, variables relate to the
storage and contribute to potential BIST resources and the
maximal independent operation set relates to the module
under test.
In our incremental framework, we found that the BIST
resources estimation and optimisation can also be per-
formed efﬁciently in an iterative incremental way. A trans-
form depicts a small step within the design space and its
application creates one successful move within the design
synthesis trajectory. The design data and transform selec-
tion is done with the help of user objectives and priorities
and driven by an optimisation routine working on the cost
vector function. The nature of the transforms places them
ideally as a self-test estimation tool within a uniﬁed design
space of Figure 4. We can estimate BIST costs transform-
wise on the global data path from the controller deﬁnition.
5.1 Target Architecture
The behavioural synthesis system targets a distributed
control plus data path architecture. It is generated by the
instructions which are compiled from the behavioural de-
scription of the design.
The data path is implemented by a distributed network
of FUs, registers and multiplexors with the ﬂow of data
directed through the control of register loading and multi-
plexor selects via control signals. For each data-ﬂow node
there is a corresponding controller state. The reverse is not
necessarily true. This architecture has the following prop-
erties :
￿ Each control state is implemented by a special control
register which generates signals to drive the next state
logic and to control the data path.
￿ The system clock connects to every register and con-
trol state in the circuit.
￿ Execution of instructions is controlled via the load en-
able on the instruction output registers.
The generic form of the target architecture is shown in
Figure 5. It forms a coherent multi-level description link-
ing both design behaviour and structure and it is capable of
Clock
Reset
Controller Datapath
Inputs
Logic
Glue
Status signals
Control signals
Outputs
Figure 5. Target architecture.
describing a design at all stages throughout the synthesis
process.
5.2 Transform Example
In this section with the help of transform application ex-
amples we illustrate the effects on the structurewhich affect
the self-test attributes of the data path. As explained in the
earlier section 4, the core optimisation algorithm works on
the instructionsimplementingthe behaviour. To providefor
multiplicityofoptimisationstrategies,a broadset ofgeneral
transforms is provided . They allow both design improve-
ment and degradation, necessary to allow hill climbing out
of local minima during optimisation. The problems associ-
atedwith the prematurebindingis addressedbythisfeature,
which is encountered in other systems which perform syn-
thesis sub tasks in a ﬁxed sequential order.
To illustrate the cost trade-off and estimation efﬁciency,
now we use one of the schedulingtransformsgroupinstruc-
tions on register as an example. This transform is geared
towards removing registers in the data path with one input
and one outputarc : for removalof temporaryvariables. An
attempt is made to merge the group of instructions contain-
ing the writing instructions into the reading control state. If
successful, the intermediate register may be bypassed. For
the testability purposes we also check whether the regis-
ter implemented by the variable is used in any of the test
sessions as an input or output register, if not then it will in-
dicate the reduction of test area overhead and the test time
will increase by the test delay of the group FU. In Figure 6
groupingonregister2 will mergewritinginstruction
￿
￿ with
the compatible instruction past register 2 resulting in the re-
moval of the intermediate temporary register.
The example is a representative of the mechanism for
the incremental estimation method wherein the test quality
parameters trade off is captured accurately and efﬁciently
at the highest level of abstraction. A set of 19 transforms
are used for synthesis optimisation during our framework.
More details of the transforms can be found in [10].
5.3 The Technique
Theproposedtechniquestartswiththecreationofamax-
imally serial implementation of the design. This is gener-
ateddirectlyasonecontrolstate perinstruction,oneregister
4
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group instruction on register transform.
per variable and one FU per operation. It is a na
￿
￿ve imple-
mentation, as no attempt has been made to optimise any-
thing (neither controller nor data path) at this point. It is the
top right point within the uniﬁed design space in Figure 4.
The proposed methodologyis illustrated in Algorithm 1.
It is a greedy heuristic to determine which controller states
are preferable during self-test. To this end, an index,
￿,i s
computed for each state from the information available at
the instruction level. The aim is to reduce the cost of BIST
resources, hence the minimum number of controller states
need to be selected. The following strategy is adopted:
￿ If two controllerstates coverthe same numberof func-
tional units, we choose the one with the minimum test
time. Alternately if two controller states have same
test time, we choose the one which covers the max-
imum number of functional units. This explains the
factor
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿ in the computation of
￿.
￿ While selecting a state, it needs to be ensured that this
step will result in the minimum conﬂict later. If two
states do not share any output registers, all the groups
in these two states can run concurrently in the same
test session. However, if two states share exactly the
same set of registers, these can never be scheduled in
same test session. There is another possible scenario
when two states share only some of the output regis-
ters. In this case, some groups from the two states can
still be run concurrentlyprovidedthey do not share the
same output register. This explains the second factor
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
for the compu-
tation of
￿.
This methodology has the following advantages:
￿ Estimation truly operates at the behavioural level.
￿ The method computationally efﬁcient, as the testabil-
ity estimation is performed locally at the incremental
transform design data set (partitioned design space).
￿ On the basis of controller state analysis, BIST con-
trollercanbegeneratedeasilyfromthegeneratedspec-
iﬁcation.
Algorithm1PredictiveBIST resourcecost estimationtech-
nique from the controller speciﬁcations.
Require: Controller path of the design behaviour from di-
rectly compiled controller data-path pair.
￿
￿:
￿-th controller state,
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿:
￿-th functional unit,
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿:
￿-th instruction group of
￿
￿.
￿
￿
￿
￿: Test time of
￿
￿
￿
￿.
￿
￿
￿
￿: Set of output registers for
￿
￿
￿
￿.
￿
￿: Set of output registers for
￿
￿.
for each controller state
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿do
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
end for
Sort states in descending order on
￿.
for
￿
￿
￿
￿
￿
￿
￿
￿
￿do
select
￿ false
for
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿ do
if All FUs in
￿
￿
￿
￿ covered then
continue.
else if
￿
￿
￿
￿
￿
￿
￿ test session allocated then
Select register
￿ s.t. group scheduled asap.
Create new session with
￿
￿
￿
￿
￿
￿
￿
￿
else
Select
￿ with min. sharing across control states.
Add
￿
￿
￿
￿
￿
￿
￿
￿ to an existing session.
end if
select
￿ true
end for
if select == true then
Mark
￿
￿ for BIST controller.
end if
end for
The direct analysis of the complexity of the proposed
heuristic is not very straight forward. We are consider-
ing number of FUs of the groups at every controller state.
The complexity of the algorithm will be the the product of
number of controller states, maximum number of instruc-
tion groups per state, maximum number of FUs per group
and maximum number of registers per FU. As the upper
limits of individual parameter is generally small and also
the nature of the implementation is incremental being at-
tached with the transforms, it providesvery good efﬁciency
in comparison to the earlier constructive method presented
in [12].
6 Results
The BIST estimateswith the proposedmethodhavebeen
incorporated within the synthesis ﬂow. High level synthe-
sis benchmarks designs were synthesised using the Alcatel
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Design synthesis Without
BE cost DWIB
Design Area Delay
￿
￿
￿
￿
(
￿ gates) (ns) (gates)
FFT 38.14 813.4 81.95
QRS 6.944 2582.2 135.86
DHRC 39.286 1911.5 49.80
Design synthesis With Uniﬁed
BE cost DWUB
￿
￿
￿
￿
Design Area Delay
￿
￿
￿
￿ (%)
FFT 37.512 998.9 65.76 1.68
QRS 6.722 2409.8 114.76 3.4
DHRC 39.704 1413.5 53.41 -0.98
￿ : BIST Area Overhead
￿ : Cumulative Area Improvement
Table 1. BIST overhead comparison.
Design No. of FUs No. of Regs CPU Time (secs)
DWIB DWUB
FFT 54 98 33.8 288.8
QRS 163 255 80.8 5551.1
DHRC 100 1530 44.6 111.8
Table 2. Design synthesis statistics
technology library of 0.35 micron. All the area ﬁgures are
in terms of equivalent gates and the delay in nano-seconds.
Table 1 compiles the results for the optimised designs for
a given set of user priorities. In the Table 1 columns 2-4
shows the frozendesign ﬁguresas per the left-bottomof the
design space as described in Figure 4, whereas columns 5-
7 contains the results when the BIST cost estimations are
used as per our estimation criteria. The last column shows
the percentage BIST cost improvement. Table 2 shows the
synthesis statistics for the designs. Columns 2-3 represents
the initially maximally serial implementation statistics of
FUs and registers and illustrate the size of the design space.
As can be observed that the the active trade off of the
testability by the proposed heuristic produce better self-
testable sets of designs. The important aspect of the com-
parison is that the ﬁnal self-testable designs are not neces-
sarilyhavethesamestructurewhicharedesignedotherwise
without embeddedBIST resource cost. The extensive search
can result in better optimisation and generation of different
self-testable designs for the same behaviour. In FFT,t h e
accumulated design area for the self-testable design is re-
duced by 1.68%, the penalty paid is in terms of increased
delay of the design. Similarly, for QRS the cumulative area
improvementis 3.4%. The design DHRC could not achieve
thegainfromthisheuristicforthegivenoptimisationsched-
ule by degradingthe design area by almost 1%, but resulted
in a faster implementation for the given behaviour.
7 Conclusion and Future Work
The results have shown that, with an efﬁcient BIST cost
estimation embedding within an incremental framework,
better results can be achieved for generating of BISTed data
paths. It is made possible with an efﬁcient and accurate
estimators the uniﬁed design space. The present heuristic,
predictive estimation within the conjoined design space is
performed at every iteration, this makes the process slow
for big designs. To address this, we plan to introduce an es-
timator control heuristic which can choose and steer more
efﬁcient application of the self test estimation within the in-
tegrated transform loop.
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